

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/707,106	11/20/2003	Nai-Shung Chang	VIAP0108USA 1105			
27765	27765 7590 01/30/2006			EXAMINER		
NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION			NGUYEN, THAN VINH			
• • • • • • • • • • • • • • • • • • • •	P.O. BOX 506 MERRIFIELD, VA 22116			PAPER NUMBER		
			2187			
			DATE MAILED: 01/30/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	n No.	Applicant(s)		
Office Action Summary		10/707,10	6	CHANG ET AL.	CHANG ET AL.	
		Examiner		Art Unit		
		Than Nguy	/en	2187		
Period fo	The MAILING DATE of this communic or Reply	ation appears on the	cover sheet with the	correspondence ad	idress	
A SH WHIC - Exter after - If NO - Failu Any	ORTENED STATUTORY PERIOD FO CHEVER IS LONGER, FROM THE MAnsions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this community period for reply is specified above, the maximum statue to reply within the set or extended period for reply were to reply within the set or extended period for reply were to reply within the set or extended period for reply were ply received by the Office later than three months after the part of the part of the part of the province of the	ALING DATE OF TH f 37 CFR 1.136(a). In no evenication. utory period will apply and wi ill, by statute, cause the appl	IS COMMUNICATIO int, however, may a reply be ti Il expire SIX (6) MONTHS fron ication to become ABANDONI	N. imely filed in the mailing date of this c ED (35 U.S.C. § 133).		
Status						
	Responsive to communication(s) filed This action is FINAL . 2t Since this application is in condition for closed in accordance with the practice	D)⊠ This action is no or allowance except	on-final. for formal matters, pr		e merits is	
Dispositi	on of Claims					
5)□ 6)⊠ 7)□ 8)□ Applicat i 9)□ 10)⊠	Claim(s) 1-11 is/are pending in the ap 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) 1-11 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction Fapers The specification is objected to by the The drawing(s) filed on 20 November Applicant may not request that any object Replacement drawing sheet(s) including to the oath or declaration is objected to	e withdrawn from containing on and/or election response to the drawing(s) becomes to the drawing(s) becorrection is require	equirement. ccepted or b) object e held in abeyance. Seed if the drawing(s) is ol	ee 37 CFR 1.85(a). bjected to. See 37 C	FR 1.121(d).	
Priority (ınder 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
2) Notice 3) Inform	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PT mation Disclosure Statement(s) (PTO-1449 or P r No(s)/Mail Date		4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other:		O-152)	

Application/Control Number: 10/707,106 Page 2

Art Unit: 2187

DETAILED ACTION

1. Claims 1-11 are pending.

2. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Gupta et al (US 6,272,594).

As to claim 1:

5. Gupta teaches a memory-interleaving scheme. Gupta teaches a motherboard comprising: at least a first memory slot (slot 0-11; Fig. 2); at least a second memory slot (slot 12-23; Fig. 2); and a single-channel memory controller (memory controller 22; Fig. 2; 7/50-63) electrically connected to the first memory slot and the second memory slot through a first bus (bus 0; Fig. 2) and a second bus (bus 1; Fig. 2; 7/65-8/5).

As to claim 2,6:

Art Unit: 2187

Gupta teaches each of the first and second buses is used for transferring memory data, memory addresses, and control signals (buses 0 and 1 carry data, address, and control signals to access DRAM; 2/45-67; 7/65-8/21).

As to claim 3,7:

6. Gupta teaches the single-channel memory controller comprises: a memory data input/output port for outputting a memory data to the first and second memory slots through the first and second buses (output of memory controller to buses to memory slots are all in memory bus; Fig. 2); a memory address output port for outputting a memory address to the first and second memory slots through the first and second buses; and a control signal output port for outputting a control signal to the first and second memory slots through the first and second buses (addresses and control signals go through bus 0 or 1; 2/45-67; 7/65-8/21).

As to claim 4,8:

The package comprises: at least two first external contacts connected to the first and second buses respectively for transferring memory data; at least two second external contacts connected to the first and second buses respectively for transferring memory addresses; at least two third external contacts connected to the first and second buses respectively for transferring memory addresses; at least two third external contacts connected to the first and second buses respectively for transferring control signals; and a plurality of traces electrically connected to the first external contacts and a memory data input/output port of the single-channel memory controller, electrically connected to the second external contacts and a memory address output port of the single-channel memory controller, and electrically connected to the third external contacts and a control signal output port of the single-

Application/Control Number: 10/707,106

Art Unit: 2187

channel memory controller (memory controller 22 is a single package; Fig. 2, and has contacts/links to memory buses to carry data, address, and controller signals to memory slots; 7/65-8/21).

Page 4

As to claim 5:

8. Gupta teaches at least a first dynamic random access memory (DRAM; 5/50-55; 6/48-55; 14/41); at least a second dynamic random access memory (DRAM; 5/50-55; 6/48-55; 14/41); and a single-channel memory controller (memory controller 22; Fig. 2; 7/50-63) connected to a first bus and a second bus respectively for controlling the first dynamic random access memory and the second dynamic random access memory (buses 0 and 1; Fig. 2; 7/65-8/5).

As to claim 9:

9. Gupta teaches a package comprising: a single-channel memory controller (memory controller 22; Fig. 2; 7/50-63); a plurality of first external contacts electrically connected to a memory data input/output port, a memory address output port, and a control signal output port of the single-channel memory controller, the first external contacts being used for connecting a first memory bus; and a plurality of second external contacts electrically connected to the memory data input/output port, the memory address output port, and the control signal output, the second external contacts being used for connecting a second memory bus (memory controller 22 is a single package; Fig. 2, and has contacts/links to memory buses to carry data, address, and controller signals to memory slots; 7/65-8/21).

As to claim 10:

Application/Control Number: 10/707,106 Page 5

Art Unit: 2187

10. Gupta teaches the first memory bus (bus 0) is used for controlling a first memory slot (slots 0-11), and the second memory bus (bus 1) is used for controlling a second memory slot (slot 12-23).

As to claim 11:

11. Gupta teaches the first memory bus (bus 0) is used for controlling a first dynamic random access memory (DRAM 5/50-55; 6/48-55), and the second memory bus (bus 1) is used for controlling a second dynamic random access memory (DRAM 5/50-55; 6/48-55).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Than Nguyen whose telephone number is 571-272-4198. The examiner can normally be reached on 8am-3pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Than Nguyen can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Than Nguyen

Application/Control Number: 10/707,106

Art Unit: 2187

Primary Examiner Art Unit 2187 Page 6